



Title	PLTW S7	Rev	A.0
			Copyright 2018
Circuit	GENERAL IO		
Doc#	6002-500-019		
Engineer	MTA		
Author	GMA		
Date	3/14/2018		
Sheet#	1 out of 6		






Defaults to SPI Programming




Title PLTW S7		Rev A.0 Copyright 2018
Circuit CONFIG, SPI FLASH		
Doc# 6002-500-019		
Engineer MTA		
Author GMA		
Date 3/14/2018		
Sheet# 2 out of 6		

IC1B




XC7S25-1CSGA225C

IC1C




XC7S25-1CSGA225C

IC1D



XC7S25-1CSGA225C

Title PLTW S7		Rev A.0 Copyright 2018
Circuit FPGA BANKS		
Doc# 6002-500-019		
Engineer MTA		
Author GMA		
Date 3/14/2018		
Sheet# 3 out of 6		



Title PLTW S7		Rev A.0 Copyright 2018
Circuit FPGA POWER		
Doc# 6002-500-019		
Engineer MTA		
Author GMA		
Date 3/14/2018		
Sheet# 4 out of 6		



1

2

3

4

A

A

B

B

C

C

D

D

This Page Left Intentionally Blank.

Title PLTW S7		Rev A.0 Copyright 2018
Circuit USB PROG/UART		
Doc# 6002-500-019		
Engineer MTA		
Author GMA		
Date 3/14/2018		
Sheet# 5 out of 6		


1

2

3

4

Note: VU must be between 4.5 and 5.5V for safe operation.



Title PLTW S7		Rev A.0 Copyright 2018
Circuit POWER		
Doc# 6002-500-019		
Engineer MTA		
Author GMA		
Date 3/14/2018		
Sheet# 6 out of 6		

